: We report on the experimental study made on a successive prototype of High-Voltage CMOS (HV-CMOS) ATLASPix2 sensor for the tracking detector application, developed with 180 nm feature size. These sensors are to qualify mainly the peripheral data processing blocks (e.g. Command Decoder, Trigger Buffer, etc.). Over a decade, the monolithic pixelated sensors for a foreseen application to the ATLAS High Luminosity LHC (HL-LHC) upgrade are being investigated as a viable option and a significant R&D progress made. It is a smaller version of 24 × 36 pixelated sensor in comparison to the earlier generation of ATLASPix1 fabricated in both ams AG, Austria, and TSI Semiconductors, USA. While ams produced ATLASPix2 showed breakdown voltage ∼50 V in nonirradiated condition as it was seen on its predecessors ATLASpix1, TSI produced prototypes reported breakdown voltage greater than 100 V. The chosen wafer of MCz 20 Ω · cm P-type substrate resistivity can deplete a few tenths of µm, where the process-driven surface damage can have a greater impact on device operating conditions before and after irradiation. In an aim to understand device intrinsic performance at the irradiated case, a dedicated neutron irradiation campaign has been made at JSI for different fluences. Characterizations have been performed at different temperatures after irradiation to analyze the leakage current and breakdown voltage before and after irradiation. TSI prototypes showed a breakdown voltage decrease (∼90 V) due to impact ionization and enhanced effective doping concentration. Results demonstrated for the neutronirradiated devices up to the fluence of 2 × 10 15 n eq /cm 2 can still safely be operated at a voltage high enough to allow for high efficiency. Accelerated Annealing steps also made on selective irradiated ATLASPix2 samples, equivalent to more than two years of room-temperature annealing (at 20 • C), and they showed the reassuring expected breakdown voltage increase and damage constant rate α * geometry dependent) decrease, driven by the beneficial annealing.
Introduction
The ATLAS experiment will perform a major detector upgrade for the High-Luminosity LHC, where protons will collide at a center of mass energy of √ s =14 TeV and the instantaneous luminosity will reach L = 7.5 × 10 34 cm −2 s −1 . The new ATLAS Inner Tracker (ITk) will be an all-silicon tracker composed of pixel detectors in the innermost layers and of silicon micro-strip modules at outer radii. ITk will provide excellent tracking capabilities in a very dense particle environment with up to ∼ 200 inelastic proton-proton collisions per bunch-crossing [1] . The pixel detectors for ITk will need to withstand an extreme radiation environment, with expected fluences ranging from ∼ 10 15 n eq /cm 2 at the outermost pixel layer (R ∼ 290 mm) up to ∼ 10 16 n eq /cm 2 at the innermost radius (R ∼39 mm), including a safety factor of 1.5 [2] . High-Voltage CMOS (HV-CMOS) sensors have been considered as a viable option for the outermost pixel layer, as offering interesting features such as high-granularity, low-power consumption, low system-level cost and high radiation tolerance. In this context we have developed the ATLASPix2 chip, a fully monolithic HV-CMOS chip produced in 180 nm at two different foundries, ams AG [3] and TSI Semiconductors [4] . Both productions were received at the last quarter of 2018, and some chips were subsequently irradiated with neutrons in march 2019 to fluences up to 2 × 10 15 n eq /cm 2 .
In this paper we report on the electrical characteristics of both non-irradiated and irradiated ATLASPix2 prototype chips. The paper is organized as follows. In section 2 the ATLASPix2 chip is introduced. The small design differences between the ams AG and the TSI samples are described. The neutron irradiation campaign performed at the JSI TRIGA reactor is explained in section 3. Then the experimental setup used for the electrical characterization of the samples is described in section 4. Electrical results obtained before and after neutron irradiation are shown in section 5. Results on a systematic accelerated annealing study are also presented. Finally, conclusions are given in section 6.
The ATLASPixHV-CMOS monolithic chip
The ATLASPix2 is a fully monolithic 180 nm HV-CMOS chip. Its design is similar to that of its predecessor, the ATLASPix1 chip [5, 6] , with main differences being a smaller pixel matrix of 24×36 pixels, several improved peripheral blocks (e.g. command decoder) and a single triggered readout scheme. Figure 1 shows the top layout and the schematic cross-section of a single ATLASPix2 pixel. The pixel active area is ∼ 110 × 45 µm 2 . A deep N − -well acts both as the charge collection electrode and as the substrate for PMOS transistors. Shallow N + and P + -wells, embedded in the deep N − -well, hold the analog electronics (charge amplifier and discriminator). A high-voltage P +implant placed outside the deep N − -well is used to deplete the P-substrate. The distance between the N − -well and the P + -implant has been carefully chosen using numerical TCAD simulations to achieve a breakdown greater than 120 V for non-irradiated devices [6] . The ATLASPix2 holds a single P + -implant guard-ring around the pixel matrix. The dicing edge to the guard-ring has been kept larger than 50 µm.
ATLASPix2 prototype chips have been fabricated at two different foundries, ams AG [3] and TSI Semiconductors [4] , with both batches produced with P-type silicon substrate from the ingot TOPSIL [7] . With the aim of exploring competitive alternatives to ams AG, TSI Semiconductors was chosen because offering shorter production-times and compatible design kits. In both cases the wafers were of Magnetic Czochralski (MCz) 100 crystal orientation, 200 mm in diameter, and standard substrate resistivity of 10-20 Ω · cm. No higher substrate resistivity has been explored. Figure 2 shows the micrograph of two ATLASPix2 prototype chips. After production, the wafers from ams AG (TSI) were thinned down to 220 ± 10 µm (254 ± 10 µm) by a Dicing Before Grinding (DBG) process.
Irradiation
Several ATLASPix2 chips (viz. Table 1 ) have been irradiated at the Jozef Stefan Institute (JSI) Neutron Irradiation facility at the 250 kW TRIGA Mark II reactor [8] . In terms of neutron spectra and total flux values, the JSI TRIGA reactor has become a reference center for neutron irradiation of particle detectors. The pool-type reactor core has an annular configuration with a diameter of 44 cm, 91 in-core positions for fuel elements, and numerous irradiation positions. The samples were irradiated unbiased at the full reactor power (250 kW) with a uniform neutron flux of Φ eq = 1.54×10 12 n eq /cm 2 , with an uncertainty of 10%. To reach the target cumulated fluences of 1×10 15 , 1.5 × 10 15 and 2 × 10 15 n eq /cm 2 , irradiation steps spanned during few tens of minutes (e.g. ∼10.84 minutes for 1 × 10 15 n eq /cm 2 ). As soon as the extreme activation dropped to acceptable levels (typically ∼10 mins after irradiation), samples were stored in a fridge to avoid any annealing effect. While the ambient temperature at the reactor pool remained at ∼20 • C, the temperature of the irradiated samples increased up to ∼40 • C due to the high radiation backgrounds [9] . The electrical characterization of the different samples has been performed in the clean-room of the DPNC-University of Geneva with a Cascade Microtech CM300 semi-automatic probe station [10] . This system provides high attenuation (> 120 dB) for precise low leakage current measurements and allows temperature probing in the range between −60 • C and 200 • C. The thermal-chuck is a Nickel-coated Aluminum plate with a planarity of ±5 µm. Figure 3a shows the main components of the setup. In addition to the probe-station itself, a Keysight B1500 parametric analyzer and a Keysight B2200A logical switching matrix are used. The Keysight B1500 provides four Source Measure Unit (SMU) channels with an accuracy of ±20 fA each. For the I-V measurements, a B1510A High Power Unit provides a bias voltage accuracy of ±(0.018% + 30 mV) on the applied voltage range (±200 V). The accuracy of the current measurement depends on both the range of the current and of the applied voltage, but in our case it is ±0.1% in the worst case. For the results presented in this paper, the reverse bias voltage was typically swept between 0 and 120 V. The Capacitance-Voltage (C-V) measurements have been performed using a Multi-Frequency Capacitance Measurement Unit (MFCMU). Since the MFCMU has a DC bias range limited to ±25 V, a separate SMU was used for higher-range voltage sweeps with additional decoupling capacitors. All C-V data have been acquired at 1 kHz with a ±100 mV input AC-signal. The total uncertainty of the C-V measurements is estimated to be ±20% of the reported values. During the I-V measurements, all power lines of the readout electronics have been kept at their nominal values, namely VDDD (digital voltage supply) and VDDA (analog voltage supply) to 1.8 V, and VSSA (analog front-end ground) to 1 V. Figure 3b shows all different measured currents for a qualified ATLASPix2 prototype.
Definition of breakdown voltage
From the I-V characteristics the breakdown voltage V bd is determined as the maximum bias voltage for which K(I, V) < V bd , with the adimensional function K(I, V) being defined as
where I is the sensor reverse current, V is the applied bias voltage and ∆I/∆V is the slope of the measured IâĂŞV curve. This definition is independent of the depletion voltage and especially suitable for cases where the leakage current shows a smooth and continuous rise due to defects existing in the original wafer or introduced in the silicon lattice after irradiation [11] . A K-value less than 1 corresponds to the ohmic state of the sensor before breakdown. The case K(I, V) 1 represents a real avalanche characteristics, in this paper a K-value equal to 4 has been chosen for the breakdown [12] . Taking into account the various instrumental accuracies, the resulting V bd has an uncertainty of ±2 V.
Results

Results before irradiation
As previously reported in [6] , at near room temperature, the breakdown voltage for the ams ATLASPix2 was found to be 50 V, and 100 V for the TSI ATLASPix2 version. The ATLASPix2 version produced by TSI shows a breakdown voltage in good agreement with the numerical TCAD simulation, estimated to be 120 V. The die temperature was varied between 30 • C and 10 • C with 5 • C step. Selected samples of table 1 were probed again by varying the chuck temperature between 30ÂřC and -10ÂřC with a step of 10ÂřC and between −15 • C to −40 • C with a step of 5 • C. The Acquired leakage current data at different temperatures was then compared with the Shockley Read-Hall (SRH) model prediction at a reference temperature using formula 5.1,
where I(T R ) is the reference leakage at 10 • C as in [6] , E eff the Si band gap (1.21 eV) [13] , and k B the Boltzmann constant. The SRH model is the simplest approach to the modeling of the device leakage current as function of temperature, considering only the bulk generated current from carrier generation and recombination. Any disagreement between the measurements and the SRH prediction hints that leakage current from other sources than the bulk, such as surface leakage from the oxide-silicon interface due to stress, are present in the device. Figure 4 shows the I-V curves measured for both ams ATLASPix2 and TSI ATLASPix2. As expected, the leakage current decreases with a lower temperature. ATLASPix2 chips from ams production show a breakdown voltage of ∼50 V, similar to the earlier of HV-CMOS sensors, the ams ATLASPix1. Such an early breakdown in comparison to TCAD results could be the result of a large process-induced surface damage present only in the ams ATLASPix2. Measured data have been fitted with the SRH model, using the reference temperature T R =0 • C (equation 5.1). Careful observation in figure 4c shows little deviation from the SRH prediction at higher temperature, and supports the hypothesis that for the ams sample, surface damage is adding an extra leakage current contribution. Figure 4b shows the current-voltage (I-V) characteristics of TSI processed samples. While the leakage followed the decreasing trend with lower temperature, the sensor breakdown voltage remained at around 100 V, as it was seen in [6] . It is worth to note that the breakdown voltage is reduced at lower temperature due to an increased ionization rate [14] .
The leakage current of the TSI samples was found to be ∼6-7 times smaller than for the ams ATLASPix2. Arrhenius plot of the TSI sample (as found at figure 4d) shows a better agreement between measured leakage current and the SRH prediction even for a bias voltage reference a few volts before breakdown until 0 • C. At temperatures lower than −10 • C, the measured data clearly deviated to the SRH predictions, and the same phenomenon is also observed for the ams samples. At lower ambient condition, the mean free path of charge carriers increases and triggers earlier the impact ionization process. The early avalanche-introduced breakdown voltage of TSI ATLASPix2 prototypes (at lower temperatures) can also be explained by an increase of the ionization rate.
Results after irradiation
All eight ATLASPix2 samples from table 1 were sent for neutron irradiation to JSI, Ljubljana and measured in the clean room facility of the DPNC -University of Geneva under controlled ambient conditions. As an example, figure 5 shows I-V curves for two prototypes of ATLASPix2 fabricated in ams (AP2AMSS09), and TSI (AP2TSIS05), and irradiated to 1 × 10 15 n eq /cm 2 . In both cases, the leakage increased by four orders of magnitude with respect to the data before irradiation. It can be explained by the introduction of electrically active traps, generated by crystalline defects produced by neutrons and the surface damage increase due to the background γ-rays, present at JSI beam-line. For ams produced chips, a breakdown voltage beyond 60 V is observed, a slight increase in comparison to non-irradiated conditions. This can be explained by interface states introduced by irradiation fill up with carriers and an additional reverse bias voltage is required to de-trap them before reaching the surface condition of a non-irradiated case and triggering the avalanche breakdown. On the contrary, the breakdown voltage of the TSI samples is measured to be 90 V, 10 V lower than a non-irradiated case. The TSI samples exhibit a much smaller leakage current before irradiation, hinting to a much smaller surface current at the interface than for the ams samples. This surface current triggers the breakdown of the samples by supplying sufficient charge carrier in a high electric field area to generate substantial impact ionization current. Lower surface current therefore lead to a higher onset voltage for the TSI sample. After irradiation, the new surface current introduced by irradiation in the TSI samples dominates and reduce the breakdown voltage, while the pre-exisiting current present in the ams samples dominates with regard to the additional states introduced by the irradiation. Interestingly, the Arrhenius model prediction, compared with the leakage current of the samples irradiated with 1 × 10 15 n eq /cm 2 neutrons shows a very good agreement for all measured temperatures, meaning the leakage current increase is mostly driven by thermionic emission process in the bulk of the sensors. Figure 6a and 6b show the I-V measurements of the TSI processed samples irradiated to 1.5 × 10 15 and 2 × 10 15 n eq /cm 2 neutrons at JSI. The breakdown voltage is reduced by a few volts (∼85 V) with regard to the TSI samples irradiated to 1×10 15 n eq /cm 2 neutrons. More interface states are formed with higher irradiation fluences (by γ-rays) and therefore leads to an early avalanche breakdown. The leakage current of the TSI sample increases by a factor of 4 × 10 4 and 8 × 10 4 respectively, regarding the non-irradiated case compared to the irradiated cases with 1.5 × 10 15 and 2 × 10 15 n eq /cm 2 neutrons. A clear agreement between the Arrhenius model and the measured leakage data at different temperatures (as seen in figure6c and 6d) is observed, again showing the bulk generated current dominated after irradiation. Table 2 summarizes the electrical characterization data of all JSI neutrons irradiated samples. Since the exact depletion depth of these samples is still to be investigated, it is expected that the damage constant rate α * , dependent on the chip thickness, will differ from the real value of α. However, the α * parameter is thought to be enough to demonstrate the leakage current trend after irradiation [12] . Figure 7a shows the comparative I-V plots of the TSI ATLASPix2 sensors, irradiated at different accumulated fluences and measured in -10 • C steps. The leakage current increased with a higher fluence received. Again, the γ-rays present at JSI neutron beam increase the density of interface states. Bulk trap-density also increases with exposure to neutrons and modifies the effective doping concentrations. Consequently, as previously explained, a smaller avalanche-driven breakdown voltage was observed for samples exposed to higher fluences.
The introduction rate of traps is proportional to the received fluence and affects the substrate effective doping concentration and therefore the electric field distribution under bias, thus affecting the depletion voltage. In this context, C-V measurements were made for different TSI ATLASPix2 samples. Figure 7b comprises the measured C-V data for TSI samples, irradiated with different fluences. Because of the larger sensor thickness (220 µm to 254 µm) in comparison to the expected depletion depths of tens of microns expected [6] for our samples, no plateau after full depletion can be observed. For higher neutron fluences (1.5 × 10 15 and 2 × 10 15 n eq /cm 2 ), a sort of plateau observed in the 10 V to 15 V reverse bias range that perhaps denotes the lateral depletion ( figure 7b ). Per-pixel capacitance is found to be approximately 100 fF.
Annealing
It is foreseen that the installed detectors at the HL-LHC will experience annealing during the required periodic shutdowns. To understand the annealing-driven effects on these sensors, a systematic study by accelerated annealing was performed. From irradiation, interstitials (I), and vacancies (V) defects are formed within the sensors and become very mobile beyond 150 K operating condition. During the annealing process, several kinds of recombination happen: Frenkel pair recombination (I + V → Si), multi vacancy and multi interstitial combination (i.e., I + I → I2 or V + V → V2) and combination of more complex (C) defects (i.e., C i + O i → C i O i , or, V + P → VP), where O denotes oxygen vacancies and P denotes acceptor in P-type bulk [15] . The first two types are typically very mobile and can be cured at room temperature in a short period. The recombination of complex defect rather requires a longer time and affects adversely the sensorâĂŹs leakage current, the depletion voltage, and Charge Collection Efficiency (CCE). The accelerated annealing process at an elevated temperature helps to mitigate vacancies and defects, acts as the beneficial annealing initially by reducing the leakage current and the depletion voltage. However, acceptor removal is also dependent on annealing time and temperature and may trigger the reverse effects, as detailed in [16, 17] . The damage constant rate, α, can be corrected for room temperature annealing from accelerated annealing using the model proposed in [15] ,
where α(t, T a ) is evaluated at a time t and annealing temperature T a , and t 0 is the initial annealing period, fixed to 1 min. The model consists of an exponential term related to bulk effect and a logarithmic term related to surface effects. The correction factor Θ(T a ) is used to quantify the damage constant rate α below 21 • C, and is computed from the following equation:
An effective activation energy E eff of 1.21 eV for irradiated Si was used, following [13] . The temperature steps for the study were carefully chosen since it has been observed that MCz P-type substrate (used in our prototypes) experiences reverse annealing for an annealing treatment beyond 400 • C [18] . The first annealing step was made at 60 • C for 80 min for all irradiated samples of table 1 and in later steps, selected irradiated samples from the 1st stage annealing were further treated with accelerated annealing process at 80 • C for 30 min, 120 min and 300 min successively. All necessary table 3 . These values were selected because of a better agreement with years-long annealing data of silicon sensors at the LHC [19] than the recommended values proposed in [15] . The equivalent annealing time at near room temperature (20 • C) from the applied accelerated annealing has been shown in table 4 by numerically solving the equations 5.2 and 5.3.
First stage annealing (60 • C for 80 min)
All the neutron-irradiated samples annealed on the thermal chuck of CM300 at 60 • C for 80 min in the first stage. Table 5 summarizes the data obtained from the I-V characterizations after annealing. Figure 8 shows the I-V behavior of ams (AP2-AMS-09) and TSI (AP2-TSI-05) prototypes irradiated up to 1 × 10 15 n eq /cm 2 neutrons and treated with first stage accelerated annealing. Interface states and traps recovery by accelerated annealing led to a leakage current decrease and a lower value of the damage constant rate α * is obtained. The interface states recovery and the effective doping concentration reduction by the first stage of accelerated annealing possibly helped to delay the avalanche process for TSI sample and improve the breakdown voltage by a few volts.
In contrast, the annealing treatment of the ams prototype enhanced the already present surface leakage by recovering the interface states. These carriers were triggering the ionization process at a relatively low reverse bias and so, the breakdown voltage of ams candidate is reduced by a few volts in comparison to data reported before annealing. The good agreement of measured data for annealed samples to the Arrhenius predictions is visible though in figure 8c and 8d. I-V curves of TSI samples (AP2-TSI-08 and AP2-TSI-17, irradiated with 1.5 × 10 15 and 2 × 10 15 n eq /cm 2 JSI neutrons respectively) after the 1st stage annealing treatment are shown in figure 9 . The leakage current improved by 5 to 10% after the first stage annealing treatment, as expected and thus, lower values for α * are reported (table 5). The breakdown voltage also improved by a few volts for these samples. 
Second stage annealing (80 • C for 30 min)
The second stage accelerated annealing was performed on selected candidates from the samples of first stage annealing. Candidates were chosen by cumulative fluence and processing foundry (ams and TSI). Samples were treated for 30 min at 80 • C in the second stage, and a summary of the I-V characteristics can be found in table 6. The leakage current improved by ∼30% at this stage with respect to the first stage accelerated annealing. AP2-TSI-08 (86.99 ± 0.10) @94 V (2.36 ± 0.38) @80 V 96 ± 2 Figure 10 shows the I-V characteristics measured on TSI samples (irradiated with different fluences of neutron) after the second stage of accelerated annealing. The breakdown voltage tends to improve by a few volts due to the same reason of recovering the interface states and traps by annealing treatments. The surface conditions for TSI samples helped to trigger a delayed impact ionization. On the other hand, ams sample suffered more from surface current as the interface states and traps are recovered by accelerated annealing. The total carrier density for the ams sample became high enough to trigger an early impact ionization, and so, a lower breakdown voltage is observed (table 6). The corresponding Arrhenius plots also shows a good agreement for the measured data with the thermionic generation model. C-V data shown in figure 11 measured after the second stage annealing for an AC signal of 100 mV and a 1 kHz frequency. They are quite comparable to the data seen before annealing, meaning there is no additional effect from these annealing treatments up to this second stage. chips from two different foundries, both irradiated to 1 × 10 15 n eq /cm 2 and then annealed at 60 • C for 80 min: AP2TSIS09 (left) and AP2TSIS05(right). See table 1 for a description of the samples.
Third stage annealing (80 • C for 120 min)
Same selected samples used for second stage of accelerated annealing were further annealed for 120 min at 80 • C in the third stage. The summary of I-V characterizations is reported in table 7. The breakdown voltage increased by few volts for sample AP2-TSI-17 after the third stage annealing, as expected. Figure 12 shows the measured I-V data of the TSI samples after the third stage annealing, where Arrhenius predictions are still in good agreement (irrespective of the fluence) with the measured data. Figure 9 : Measured I-V curves (top) and corresponding Arrhenius plots (bottom) of irradiated ATLASPix2 chips: AP2TSIS06 (irradiated to 1.5 × 10 15 n eq /cm 2 , left) and AP2TSIS17 (irradiated to 2 × 10 15 n eq /cm 2 , right). Both chips were annealed at 60 • C for 80 min after irradiation. See table 1 for a description of the samples. Figure 10 : Measured I-V curves (top) and corresponding Arrhenius plots (bottom) of irradiated ATLASPix2 chips: AP2TSIS06 (irradiated to 1.5 × 10 15 n eq /cm 2 , left) and AP2TSIS17 (irradiated to 2 × 10 15 n eq /cm 2 , right). Both chips were annealed at 60 • C for 80 min after irradiation. See table 1 for a description of the samples.
Fourth step accelerated annealing (80 • C for 300 min)
Samples treated with third stage annealing were again treated for a 300 min long accelerated annealing at 80 • C in the fourth stage. There was no sign of full depletion for the C-V data of TSI prototypes, reported in figure 13 . However, the lateral depletion was still seen at 14 V for the sample AP2TSIS17 (irradiated with 2 × 10 15 n eq /cm 2 neutrons). Table 8 summarizes all electrical characteristics of the selected samples after the fourth stage annealing. I-V measured at different ambient conditions, and the corresponding Arrhenius plots can be found in figure 14 . TSI sampleâĂŹs breakdown after the fourth stage annealing is almost 100 V (irrespective of the irradiation fluence), as it was seen for TSI non-irradiated prototypes, meaning beneficial annealing played the major role in all annealing stages. Figure 13b summarizes the improvement of leakage current related damage rate, α * in correspondence to the equivalent near room temperature annealing (20 • C) (numerically calculated). The very first α * values for samples of different fluences are representative to the leakage current after irradiattion but before applied annealing steps.
It is to be noticed that α * decreased by a factor of 2 for prototypes exposed to all fluences which is in very good agreement with the exponential-logarithmic model of leakage current, introduced in [15] within the uncertainties. A larger current related damage rate α * also reported in Figure 13b for 1 × 10 15 n eq /cm 2 neutrons irradiated ams sample (for 50 V reverse bias) in comparison to the data of TSI prototype at the same fluence (for 80 V reverse bias) during applied annealing steps. Surface current present in ams samples might play the role in this context.
Conclusions
Electrical characterizations have been extensively performed on ATLASPix2 prototypes produced by both ams AG and TSI Semiconductors on MCz 20 Ω · cm P-type substrate. TSI produced ATLASPix2 prototypes appeared better than ams samples in terms of leakage current and breakdown voltage. Non-irradiated TSI samples reported breakdown voltage at greater than 100 V, very well in agreement with 180 nm HVCMOS technology design standards. In contrast, ams ATLASPix2 samples reported a breakdown voltage of 50 V before irradiation, as seen in their predecessor, the ATLASPix1. The leakage current of TSI samples before irradiation were found to be a fraction of nA/cm 2 at −10 • C, which is a factor of 5 to 6 less than for the ams prototypes. SRH prediction before irradiation shows a good agreement with the measured data (up to 0 • C) for TSI prototypes and the disagreement seen at the lower temperatures was mainly driven by carrier ionization rate increase.
To understand the radiation hardness property of the ATLASPix2 prototypes, samples from both foundries were irradiated up to 2 × 10 15 n eq /cm 2 neutrons. After irradiation, measured I-V data for the samples of both foundries were found in good agreement with the SRH model (irrespective of the cumulated fluences), meaning the effect of surface current and ionization rate increase at lower temperature became less significant. The leakage current of TSI samples is a factor of two less than for AMS prototypes at any respective reverse bias (earlier than avalanche breakdown). For prototypes from both foundries irradiated at a higher fluence, the leakage current increases, as expected.
Irradiation induces surface interface states and bulk-trap within irradiated prototypes, helped to seize peripheral carriers and delay the impact ionization process for the ams sample. Thus the breakdown voltage improved by a around 10 V after irradiation. Irradiated TSI prototypes contrary showed an early impact ionization driven breakdown voltage (10 to 20 V less) in comparison to nonirradiated samples. C-V measured at irradiated samples shows a few hundreds of fF, comparable to an initial two-dimensional TCAD simulation result. The lateral depletion plateau has also been seen for samples of higher irradiation fluences (1.5 × 10 15 and 2 × 10 15 n eq /cm 2 neutrons) at 15 V, determining the minimal reverse bias required for the sensor operation to obtain a a full depletion laterally around the pixel diodes.
In an aim to study the annealing impact on ATLASPix2 prototypes, a systematic annealing study has been performed on prototypes of both foundries. Four stages of accelerated annealing applied for ATLASPix2 prototypes where the cumulative equivalent time can be estimated to ∼33.1 months-long room temperature annealing (20 • C). Beneficial annealing seemed to play the major role as leakage related damage-rate (α * ) decreased even after the fourth stage of accelerated annealing. The breakdown voltage for all samples shows a trend to reach its non-irradiated condition, as expected from annealing driven damage recovery. The lateral depletion observed in C-V data (after annealing treatments) seemed to not be affected. A dedicated C-V measurement of a thinner sensor (comparable to the actual depletion depth) may give a better picture of what can happen at full depletion , and it is yet to be investigated.
Regardless of uncertainties, primarily those in the irradiation fluences, depleted volumes, and annealing conditions, which would have an impact on the measured values, the leakage current behavior of TSI samples did not show anomalous deviations from the theoretical expectations. The breakdown voltage remained greater than 85 V for the highest fluence of neutrons considered within this study. The electrical properties variation through annealing are dominated by the beneficial kind, for a length of time corresponding to a scenario where sensors may remain at room temperature for more than two years in a foreseen long shutdown.
